NOTICE TO ALL PERSONS RECEIVING THIS DRAWING
CONFIDENTIAL: Reproduction forbidden without the specific written permission of Atari, Inc., Sunnyvale, CA. This drawing is only conditionally issued, and neither receipt nor possession thereof confers or transfers any right in, or license to use, the subject matter of the drawing or any design or technical information shown thereon, nor any right to reproduce this drawing or any part thereof. Except for manufacture by vendors of Atari, Inc., and for manufacture under the corporation's written license, no right to reproduce this drawing is granted or the subject matter thereof conveyed by written agreement with or written permission from the corporation.

ATARI®

Sheet 3, Side A

Tempest™

Vector-Generator Program Counter
Vector-Generator RAM
Vector-Generator ROM
Vector-Generator Data Shifter
Vector-Generator Data Buffer
Vector-Generator Address Selector
Vector-Generator Vector Timer
Vector-Generator State Machine
Section of 037383-01 thru -04 C

© 1981 Atari, Inc.

A Warner Communications Company

Sheet 3, Side A
DP-190-03 2nd printing
Tempest™

Stack and Program Counter

From MPU Buffered Address AB0 thru AB12

NOTE
- Indicates edge connector (J20)
- Indicates interconnect connector (J19)
- Indicates test point

Vector-Generator Address Selector

VMEM

NOTE:
FOR -01, -02 VERSION INSTALL JUMPER W4.
FOR -03, -04 VERSION INSTALL JUMPER W2.

Vector-Generator RAM

VRAM3 VRAM2 VRAM1 VRAM0

Vector-Generator ROM

VROM0 VROM1

Vector-Generator Data Buffer

NOTE:
Either a 74LS245 or an AM8304B may be used at location H3. Pin numbers not enclosed in parentheses are for 74LS245. Pin numbers in parentheses are for an AM8304B.

MPU Data Bus

R/W BUFFER

Vector-Generator Data Shifter

To Vector Timer Control and Vector-Generator X-Y Output

To Stack Input and Vector-Generator Output

To Vector Timer Control, Vector Timer, State Machine and Stack

To Vector-Generator Color Output

To Vector Timer Control and Vector-Generator Output

State Machine Control

Vector Timer Control

To Vector-Generator Memory Shifter

Vector Timer

State Machine

To Vector Timer Control and Stack

To Vector-Generator Memory Shifter

To Vector-Generator Output

Vector Halt Latch

From Reset Counter

From Address Decoder

From Address Decoder