



**Stack and Program Counter**




**NOTE**  
 □ Indicates edge connector (J20)  
 ○ Indicates interconnect connector (J19)  
 △ Indicates test point


**Vector-Generator Address Selector**




**Vector-Generator RAM**




**Vector-Generator ROM**



**Vector-Generator Data Buffer**



**Vector-Generator Data Shifter**



**NOTICE TO ALL PERSONS RECEIVING THIS DRAWING**  
 CONFIDENTIAL. Reproduction forbidden without the specific written permission of Atari, Inc., Sunnyvale, CA. This drawing is only conditionally issued, and neither receipt nor possession thereof confers or transfers any right in, or license to use, the subject matter of the drawing or any design or technical information shown thereon, nor any right to reproduce this drawing or any part thereof. Except for manufacture by vendors of Atari, Inc., and for manufacture under the corporation's written license, no right to reproduce this drawing is granted or the subject matter thereof unless by written agreement with or written permission from the corporation.



Sheet 3, Side A  
**Tempest™**

- Vector-Generator Program Counter
  - Vector-Generator RAM
  - Vector-Generator ROM
  - Vector-Generator Data Shifter
  - Vector-Generator Data Buffer
  - Vector-Generator Address Selector
  - Vector-Generator Vector Timer
  - Vector-Generator State Machine
- Section of 037383-01 thru -04 C

© 1981 Atari, Inc.

A Warner Communications Company

